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Abstract: A new systolic serial-parallel scheme that implements the Montgom-
ery multiplier is presented. The serial input of this multiplier consists of two 
sets of data that enter in a bit-interleaved form. The results are also derived in 
the same form. The design, with minor modifications, can be used for the im-
plementation of the RSA algorithm. The circuit yields low hardware complex-
ity and permits high-speed operation with 100% efficiency. 
1 Introduction 
The core of an RSA [1] crypto-system  is the modular exponentiation, which can be 
fragmented into a sequence of modular multiplications and squarings. These opera-
tions have to be performed in a serial pipelined way, because of the operands length 
(>512 bits). The most efficient algorithm for modular multiplication was presented by 
Montgomery [2]. One approach [3], [4] proposes a direct implementation of the 
Montgomery scheme by using two similar circuits: one for multiplication and one for 
squaring. However, it suffers from a large combinational delay. Another approach 
[5], [6] suggests the realization of the modular multiplication and squaring in two 
discrete stages: the pure product generation and the modular reduction. In this ap-
proach, the combinational delay is reduced to half, over doubling the performance. 
In this paper, a new implementation of a Montgomery multiplier is presented, 
which is based on the direct approach achieving higher performance. The circuit is 
modified in an elegant way in order to realize both the modular multiplication and 
squaring in a bit-interleaved form. The modular exponentiation takes approximately 
2n2 clock cycles with the minimum hardware complexity per bit, reported so far. 
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2 The Montgomery Multiplier 
The Montgomery algorithm is presented below: 
(Inputs)    
Modulus   : N (n-bits integer) 
Multiplier  : B (n bits integer); B=b
n-1, bn-2, …, b0 
Multiplicand : A (n bits integer); A=a
n-1, an-2, …, a0 
(Output)    
P:=(A·B·2-n) mod N; Modular product. 
(Algorithm)  
  P := 0;  
  q0 := 0;   
  for i:= 0 to n do 
    P:=[(P+qi·N)/2] + bi·A;    (1) 
    qi+1 = P mod 2;     (2) 
  End; {For} 
Given that N is an odd number we define 2/)1N('N += . Thus, (1) can be re-
written as follows: 
[ ] Ab'Nq2/PP ii ++=  (3) 
At the ith step, the term  Ab'Nq ii +  is computed in the circuit’s upper part of Fig. 
1b, while the results are shifted and accumulated in the lower part according to (3). 
The qi values are derived serially during the first n cycles, while at the next n cycles 
the modular product P is produced. The systolic operation of this circuit requires the 
interleaving of the serial data bi with zeros. Due to the internal pipelining, the feed-
back of qi is delayed by two clock cycles. The zero-bit interleaving enables the syn-
chronization of qi with the next iteration of (3). The Montgomery product P is derived 
in the same bit-interleaved way. However, the idle time slot can be exploited by com-
puting the modular product of a second number. In this manner, two modular product 
bits are generated in successive clock cycles without interference of their intermediate 
results. 
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In each multiplication cycle, the control line R is fed with two traveling ‘ones’, 
which enable the downloading of two interleaved Montgomery products into a regis-
ter via a multiplexer in each cell. 
The carry generated by the upper part of the (n-1)th cell must be added with the 
carry of the lower part, within an extra Full-Adder as shown in Fig. 1b. 
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Fig. 1. (a) The basic cell (b) The proposed systolic Montgomery Multiplier 
3 The Montgomery Exponentiator 
The RSA algorithm can be implemented with the use of the square-and-multiply 
scheme. 
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(Inputs) 
Message     : M (n-bits integer) 
Encryption Key : E (e
n-1,…,e0) 
(Output)   
Encrypted Message: B 
(Algorithm)  
A:= M; {A is an intermediate variable} 
If e0 = 0 then  
 B := 1; 
else   
 B := M; 
End {If}  
For i:= 1 to n-1 do {n is the number of bits} 
 A: = A2·2-n mod N; {Mod. squaring}   (4) 
 If ei = 1 then  
  B:= A·B·2-n mod N; {Mod. multiplication}  (5) 
 End {If} 
End; {For} 
The previously presented interleaved computation of two Montgomery products in 
two consecutive time slots, can be of great interest regarding that, the above algo-
rithm requires one multiplication and one squaring per iteration. The first slot can be 
used for the modular squaring (A2·2-n)modN while the second for the modular multi-
plication (A·B·2-n)modN. The squaring result A is produced in both serial and parallel 
form. The parallel form is latched and used at the next iteration as the parallel input 
for both operations. The latching is controlled by the R signal. The new cell is shown 
at Fig. 2a.  
The initial value of the latches is the value of M. The P line carrying the ai,bi inter-
leaved bits of A=(A2·2-n)modN and B=(A·B·2-n)modN respectively, is redirected into 
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the serial input of the multiplier via a multiplexer, for the next iteration. This multi-
plexer permits the input of the initial value of B. The encrypted message is obtained 
after 2n2 clock cycles as the final value of B. 
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Fig. 2. (a) The basic cell (b) The proposed systolic Montgomery Exponentiator 
4 Conclusions 
The circuit of Fig. 2 is systolic, operates with 100% efficiency, interleaving multipli-
cation and squaring on a bit basis, while the maximum combinational delay is equal 
to that of a gated Full-Adder (T
c
). The utilization of the proposed design for both 
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squaring and multiplication, permits the application of large numbers, i.e. over 1024 
bits. The critical path delay of [4] and [5] comprises two Full-Adders and some con-
trolling logic. Therefore, it is normalized to 2T
c
. Additionally, the architecture of [6], 
does not include the control circuit for the RSA algorithm realization. An overall 
comparison in terms of hardware complexity (H), the time required for a full expo-
nentiation (T
exp) and performance (Cp=H· Texp), is depicted at Table 1.  
 
Table 1. Comparison of RSA systolic arrays 
De-
sign 
H(gates) TEXP  Cp= H·TEXP 
[4] 4n2· TC • 416n3 ·TC 
[5] 4n(1.5n+2) · TC • 702n3· TC 
[6] 
(4FA+8D+4G)n = 104n 
(2FA+9D+3G+8SW)n = 117n 
(2FA+10D+4G+4SW)n = 
114n 
(2FA+9D+2G+1SW)n = 95n 
2n(n+5) · TC • 228n3 · TC 
Our  2n(n+2) · TC • 190n3 · TC 
FA:Full-Adder, D:Delay Element, G:Gate, SW:Multiplexer; FA=9G, D=8G, SW=3G 
 
The proposed design is approximately 2 and 3 times more efficient than [4] and [5] 
respectively. Compared to [6], our circuit’s performance is about 20% higher. This is 
due to the direct implementation of the Montgomery algorithm, which yields a de-
crease of the circuit’s complexity, equal to 19 gates per bit. 
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